RAs: Cache does not help
the memory bandwidth problem is often more dramatic then for microprocessors
interleaving is not practicable, since based on sequential instruction streams
- classical caches do not help, since instruction sequencing is not used
- the problem: throughput of parallel data streams, not instruction streams
- super pipe networks, no parallel computers !