

# Index

## A

A ..... 99  
 Abstract Window Toolkit ..... 239  
 Actel ES Family ..... 32–33  
 Adder Unit ..... 270  
 Address ..... 99  
 Address Generation Concept ..... 91–94  
     Two Stage Method ..... 92–94  
 Address Generator ..... 37–72, 263–280  
     for Video Signal Processing ... 47–51  
     Synthesis Method ..... 43  
 Address Range ..... 274  
 Address Scheme ..... 278  
 Address Stepper ..... 269  
 Adopt Project ..... 62–65  
     Custom Address Calculation ..... 64  
         Mapping of ..... 64  
     Incremental Address Generation ... 64  
         Synthesis of ..... 65  
     Target architecture styles ..... 62  
 Altera FLEX10k ..... 32, 265, 284  
 Applet ..... 227  
 Application ..... 230  
 Application Analyzer ..... 231, 235  
 Application Composer ..... 233  
 Application Specific Data Sequencer .....  
     133–218

## B

B ..... 99, 109, 266  
 B<sub>0</sub> ..... 99, 109, 266  
 Base ..... 46, 99, 266  
     Stepper ..... 265–268  
 Basic Stepper Cell ..... 109–111, 126  
 BEDO-DRAM ..... 30, 76  
 Border Memory Unit ..... 125  
 Burst ..... 75  
 Burst Accesses ..... 158, 190

Burst Control Unit .... 262, 275–282, 286  
 Burst Length ..... 158

## C

C ..... 99, 113, 266  
 Cache-like Optimization ..... 156  
 CAD ..... 226  
 Ceiling ..... 99, 113, 266  
 Central Data Memory ..... 123  
 Central User Administration ..... 228  
 CHAMP ..... 31, 82  
 CHESS ..... 19, 126  
 Classification of Scan Pattern ..... 96–107  
     Summary of ..... 107  
 Client ..... 227  
 Client / Server Model ..... 227  
 Coarse-grained Reconfigurable ..... 5–24  
 Common Gateway Interface ..... 228  
 Compare, Select, Store Operation ..... 57  
 Complex Scan ..... 107, 113  
     Example ..... 116–121  
 Compound Scan ..... 104  
 Concurrent Data Access ..... 153, 263  
 Configuration Download ..... 231, 236  
 Constant Memory Mapper ..... 135  
 Context Switcher ..... 275

## D

ΔA ..... 99, 109, 269  
 Data Distributor Operator ..... 213  
 Data Manager ..... 237  
 Data Map Compression ..... 170  
 Data Map Transformation ..... 171  
 Data Sequencer ..... 94–96, 284  
     Application Specific ..... 133–218  
     Basic Stepper ..... 109  
     KressArray Implementation 125–218

- Data Sequencer Adaptor ..... 286
- Data Sequencing ..... 73–87
- Concept ..... 89–121
  - Execution Model ..... 93
- Data Transmission Protocol ..... 289
- Datapath-FPGA ..... 6
- $\Delta B$  ..... 99, 109, 266
- DDR-SDRAM ..... 26
- Design Flow ..... 229
- Design Time ..... 225
- Development Framework ..... 3, 225–240
- $\Delta L$  ..... 99, 109, 266
- DP-FPGA ..... *see* Datapath-FPGA
- DRAM ..... 25–26
- DReAM ..... 21
- DSP ..... 48, 57
- E**
- Embedded Memory ..... 31
- End Detection Unit ..... 268
- End Detector ..... 269
- End Value ..... 109, 126
- Enhanced Scheduling ..... 177
- EPLD ..... 77
- EPLD Based Transient Recorder ..... 77
- Escape Clause ..... 110
- Exchange of x And y ..... 168
- Experienced Designer ..... 231
- External Memory ..... 29–31
- F**
- F ..... 99, 113, 266
- FFT ..... 66
- Fine-grained architectures ..... 5
- Floor ..... 99, 113, 266
- FPIC ..... 79
- Fragmentation ..... 274, 275
- G**
- Generic Address Generator ..... 94
- Generic Linear Filter ..... 207–218
- Mapping Results ..... 217
- H**
- Handle Position ..... 93, 95, 269
- Handle Position Generator .. 94, 264–270
- Handle Position Generator (MoM-3) ... 53
- Hardware Level Optimizations . 153–174
- Summary ..... 160
- High Level Language Interface . 229, 234
- High Level Sequencing ..... 93
- Host Interface ..... 283
- HOT Works ..... 282
- HSP45240 .. *see* Intersil Address Sequencer
- Hypertext Markup Language .... 227, 239
- I**
- ILP..... *see* Instruction Level Parallelism
- Image Processing 56, 116, 184, 207–218
- Initial Counter ..... 113
- Initial Position ..... 109, 126
- Inner Scan Line Loop Unrolling ..... 162
- Inner Scan Line Unrolling
- Application of ..... 196
- Instruction Level Parallelism ..... 155
- Intel ..... 76
- Internal Memory ..... 31
- Internet-based ..... 225–229
- Intersil Address Sequencer ..... 66–70
- Crosspoint Switch ..... 69
  - Sequence Generator ..... 67–69
  - Start Circuitry ..... 67
- Intra Scan Window Accesses ..... 93
- IP ..... 89
- ISA-Port Connector ..... 283

- J**
- Java ..... 227, 239
  - JPEG ..... 56, 116–121
  - JumpGenerator ..... 45
- K**
- KressArray ..... 15–16, 121–142
    - DPU ..... 15
  - KressArray Emulator ..... 263
  - KressArray Emulator Board ..... 282
  - KressArray Mapping ..... 213
  - KressArray Simulator ..... 293
- L**
- L ..... 99, 113, 266
  - $L_0$  ..... 99, 109, 266
  - Large Datapath Units ..... 215–217
  - Lee Routing ..... 92
  - Limit ..... 46, 99, 266
    - Stepper ..... 265–268
  - Linear Scan ..... 97
  - Linear Scan Generation ..... 134–135
  - Look-up Table ..... 272
  - Loop Transformations ..... 162
  - Loop Unrolling
    - Application of ..... 193
  - Loop Unrolling in General ..... 162
  - Low Level Sequencing ..... 93
- M**
- MacOS ..... 227
  - MA-DPSS ..... 213, 237
  - MAG ..... *see* Memory Address Generator
  - Map-oriented Machine 1 ..... 42, 83
  - Map-oriented Machine 2 ..... 44–47, 83
    - JumpGenerator ..... 45
    - Single Step Control Unit ..... 46
    - Task Manager ..... 44
  - Map-oriented Machine 3 .. 51–57, 84–86
    - Handle Position Generator ..... 53
    - Instruction Sequencer ..... 84
    - Memory Address Generator ..... 53
    - MoMbus ..... 84
  - Map-oriented Machine with Parallel Data
    - Access 159, 183, 226, 253
    - Bank Interleave Addressing Scheme ... 159
    - Hardware ..... 282–293
  - Mapping File ..... 237
  - MATRIX ..... 10–11
    - BFU ..... 12
  - MCU ..... *see* move control unit
  - MDRAM .. 26, 158, 253–260, 262, 275, 286
    - Activation of Multiple Banks ..... 259
    - Commands ..... 255
    - Functionality ..... 255
    - Interface ..... 253
    - Internal Structure ..... 253
    - Read and Write Operations ..... 257
    - Refreshing ..... 259
  - MDRAM Initialization ..... 280
  - MDRAM Interface ..... 291
  - MDRAM Setup ..... 280
  - Memory Access Simulator ..... 231, 236
  - Memory Address Generator ..... 53
  - Memory Bank Switcher ..... 270
  - Memory Communication Models .... 123–125
  - Memory Fragmentation ..... 275
  - Memory Interface Performance ..... 2
  - Memory Mapper .... 151–152, 263, 273–275
    - Constant ..... 135
  - Memory Mapping ..... 273
  - Memory Organization ..... 28–35
    - 2-dimensional ..... 147–153
  - Memory Technologies ..... 25–35
  - Meshed Scan ..... 106
  - MoM-1 ..... 30
  - MoM-2 ..... 31

- 
- MoM-3 ..... 31
- MoM-PDA Board ..... 282, 283–292
- MoM-PDA *see* Map-oriented Machine with  
Parallel Data Access
- MoPL 98, 102, 104, 106, 111, 121, 199,  
234
- MoPL Grammar ..... 241
- MorphoSys ..... 17–19
- Architecture ..... 17
  - Reconfigurable Cell Architecture .. 19
  - Reconfigurable Cell Array ..... 18
- Move Control Unit ..... 42
- Multi-level Scan Pattern Generation .. 264
- Multimedia ..... 227
- Multimedia User Interface ..... 228
- Multiple Applications ..... 274
- Multiply Accumulate Operation ..... 57
- Multitasking ..... 274
- N**
- Nested Scan ..... 105, 113
- Definition ..... 106
- Network Capabilities ..... 228
- O**
- Offset Generator ..... 270, 271–272
- Optimized Stepper ..... 265
- Optimum Scheduling ..... 178
- Overall Design Time ..... 142
- P**
- PAR-1 ..... 31, 79–81
- Parallel Memory Banks ..... 75, 148–152,  
153, 189, 269, 274
- Dynamic Assignment ..... 150
  - Row Major Mapping of ..... 149
- Parallel SRAM ..... 31
- Parallelogram Scan ..... 138–140
- Parameter Download ..... 231
- Parameter Stack ..... 282
- PCI ..... 282
- PCI Interface ..... 263
- PCI Interface Board ..... 282
- Perfect Data Access Scheduling ..... 175
- PISA machine ..... 42, 83
- Pleiades ..... 14
- PRISM-II ..... 31, 75
- Problem-Oriented Logic Unit ..... 83
- Public Access ..... 225
- R**
- rALU ..... *see* reconfigurable ALU
- rALU Board ..... 283
- Rambus ..... *see* RDRAM
- rAP ..... *see* reconfigurable ALU Port
- RaPiD ..... 9, 79
- Raw Machine ..... 13
- RDRAM ..... 26
- REACT ..... 31, 81
- Reconfigurable ALU ..... 84, 277
- Reconfigurable ALU Port ..... 262, 287
- Reconfiguration Load ..... 142
- Rectangular Video Scan ..... 135
- References ..... 325
- Refresh Logic ..... 280
- Relative Scan ..... 266
- Reload Position ..... 113
- Remote Prototyping ..... 226
- Riley-2 ..... 31, 76
- Row Major Mapping ..... 148
- with Parallel Memory Banks ..... 149
- S**
- Scan Line ..... 101
- Scan Line Unrolling ..... 163
- Application of ..... 193
- Scan Pattern ..... 86, 93, 116
- Classification of ..... 96–108

- Complex Scan ..... 107
  - Compound Scan ..... 104
  - Linear Scan ..... 97
  - Meshed Scan ..... 106
  - Nested Scan ..... 105
  - Single Step ..... 97
  - Slider Model ..... 99
  - Video Scan ..... 98
  - Scan Pattern Modification ..... 162
  - Scan Window ..... 93, 271
  - Scan Window Generation ..... 95–150
    - Generic ..... 95
  - Scan Window Generator ... 94, 124, 128, 269–272, 277
  - Scan Window Modification ..... 162
  - Scan Window Overlapping ..... 155, 190
  - Scheduling Trade-off ..... 177, 200
  - SDRAM ..... 26
  - Server ..... 227
  - Servlet ..... 227
  - Simple Scheduling ..... 177
  - Single Address Generation ..... 134
  - Single DRAM ..... 31
  - Single SRAM ..... 30
  - Single Step ..... 97
  - Single Step Control Unit ..... 46
  - Slider ..... 99, 266
  - Slider Model ..... 99
    - Combination of ..... 101
    - Illustration ..... 100
    - Pseudo Code Description of ..... 101
  - Slider Position ..... 109, 126
  - Small Datapath Units ..... 209–214
  - Sound ..... 228
  - Speech ..... 228
  - Speed-up ..... 153, 157, 159, 192, 201
  - Stack-based Scan Pattern Generation ..... 281
  - Step Counter ..... 113
  - Step Width ..... 109, 126
  - Stepper ..... 46, 99, 109
  - Storage Scheme ..... 165
    - High Level ..... 165, 168
    - Low Level ..... 165
  - Storage Schemes
    - Modification ..... 198
  - Stream Mapper Operator ..... 209
  - Stream Mapper Operator With Control ..... 209
  - Structured Memory Access Machine . 38–41
    - Data Types ..... 40
    - Index Operations ..... 40
    - Scalar Data ..... 40
  - Surrounding Data Memory ..... 124–125
    - Directly Addressable ..... 125
    - with Scan Window Generator ..... 124
  - Surrounding Memory ..... 34
- T**
- Task ..... 230
  - Task Designer ..... 229, 231
  - Task Editor ..... 229, 231
  - Texas Instruments ..... 57
  - TMS320C54x ..... 57–62
    - Data Addressing ..... 59
    - Direct Data Addressing ..... 59
    - Indirect Data Addressing ..... 60
    - Key Features ..... 57
    - Memory Organization ..... 58
    - Memory-Mapped Register ..... 62
  - Tools ..... 229–238
  - Transformation Matrix ..... 169, 170, 173
  - Trapezium Scan ..... 138–140
  - Triangle Scan ..... 138–140
  - TV Raster Scan ..... 48
  - Two Stage Address Generation ..... 92–94
- U**
- Uniform Resource Location ..... 227
  - Unix ..... 227
  - Unrolling Factor ..... 162

**V**

- Video Scan ..... 98
  - Definition ..... 101
  - Scan Line ..... 101
- Video Signal Processing ..... 47, 77
- Virtual Computer Corporation ..... 282
- VMEbus ..... 51, 83

**W**

- WebScope ..... 226
- Window Stack ..... 115
- Windows ..... 227
- World Wide Web ..... 226, 239

**X**

- Xilinx Virtex Family ..... 34–35
- Xilinx XC4000 ..... 81, 282, 287
- Xilinx XC6200 .... 77, 81, 183, 282, 289
- XMDS ..... 226–238
- XMDS Messaging System ..... 228
- Xputer ..... 90

**Z**

- Zig-Zag Enumeration ..... 56, 116–121