

References

- [ABH93] A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: MoPL-3: A New High Level Xputer Programming Language; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'93, Oxford, UK, September 7-10, 1993.
- [ABH94] A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data-procedural Languages for FPL-based Machines; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'94, Prague, Czech Republic, September 7-9, 1994.
- [ACS99] O. Agrawal, H. Chang, B. Sharpe-Geisler, N. Schmitz, B. Nguyen, J. Wong. G. Tran, F. Fontana, B. Harding: An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide-gating Functions; Proceedings of FPGA'99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
- [AG94] G. Almasi, A. Gottlieb: Highly Parallel Computing; The Benjamin / Cummings Publishing Company, Redwood City, CA, USA, 1994.
- [AHR94] A. Ast, R. Hartenstein, H. Reinig, K. Schmidt, M. Weber: A General Purpose Xputer Architecture Derived from DSP and Image Processing; in M.A. Bayoumi (ed.): "VLSI Design Methodologies for Digital Signal Processing Architectures"; Kluwer Academic Publishers, pp. 365-394, 1994.
- [Alg91a] N.N.: CAL1024; Product Brief, Algotronix Ltd., Edinburgh, Scotland, 1991.
- [Alg91b] N.N.: CAL1024 Datasheet; Algotronix Ltd., Edinburgh, Scotland, 1991.
- [All98] G. Allan: DDR SDRAM/SGRAM - An Interpretation of the JEDEC Standard; MOSAID TEchnologies Inc., Ontario, Canada, Sep. 1998.
- [Alt98] N.N.: Altera 1998 Data Book; Altera Corporation, San Jose, CA, USA, 1998.
- [And91] G. Andrews: Concurrent Programming; The Benjamin/Cummings Publishing Company, Redwood City, CA, USA, 1991.
- [AW93] L. Agarwal, M. Wazlowski, et. al.: PRISM-II Compiler and Architecture; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'93, Napa, CA, USA, April, 1993.

- [AWG94] L. Agarwal, M. Wazlowski, S. Ghosh: An Asynchronous Approach to Efficient Execution of Programs on Adaptive Architectures Utilizing FPGAs; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, Napa, CA, USA, April 11-13, 1994.
- [Bae94] H. Baehring: Mikrorechner-Systeme - Mikroprozessoren, Speicher, Peripherie; Springer Verlag, Berlin, Germany, 1994.
- [Bau00] M. Baumgart: Java Implementierung eines Hochspracheninterfaces für das Client-Server basierte XMDS; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, March 20, 2000.
- [BBK99] D. Borchers, M. Benning, J. Kuri: 'Hätt ich dich heut erwartet ...' - Das Internet hat Geburtstag - oder nicht?; c't, issue 21/1999, pp. 128 - 133, Germany, 1999.
- [Bec97] J. Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators; Ph. d. Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1997.
- [Bed98] M. Bednara: A Burst Control Unit to Perform Optimized Access to Multibank DRAMs; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1998.
- [BFR92] S. Brown, R. Francis, J. Rose, Z. Vranesic: Field-Programmable Gate Arrays; Kluwer Academic Publishers, MA, USA, 1992.
- [BG00] J. Becker, M. Glesner: IP-based Application Mapping Techniques for Dynamically Reconfigurable Hardware Architectures; accepted for publication in Proceedings of Second International Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE'00, in conjunction with PDPTA 2000), Las Vegas, USA, June 26-29, 2000.
- [BGA00a] J. Becker, M. Glesner, A. Alsolaim, J. Starzyk: Fast Communication Mechanisms in Coarse-grained Dynamically Reconfigurable Array Architectures; accepted for publication in Proceedings of Second International Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE'00, in conjunction with PDPTA 2000), Las Vegas, USA, June 26-29, 2000.

- [BGA00b] J. Becker, M. Glesner, A. Alsolaim, J. Starzyk: Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems; Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'00), Napa, CA, USA, April 17-19, 2000.
- [BHH98] J. Becker, R. Hartenstein, M. Herz, U. Nageldinger: Parallelization in Co-Compilation for Configurable Accelerators; Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC'98, Yokohama, Japan, Feb. 10-13, 1998.
- [BK95] V. Bhaskaran, K. Konstantinides: Image And Video Compression Standards - Algorithms and Architectures; Kluwer International Series in Engineering and Computer Science, Kluwer Academic Publishers, 1995.
- [BK71] P. Budnik, D. Kuck: The Organization and Use of parallel Memories; IEEE Transactions on Computers, Dec. 1971.
- [BKS98] D. Bhatia, P. Kannan, K. Simha, K. GajjalaPurna: REACT: Reactive Environment for Runtime Reconfiguration; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
- [Box94] B. Box: Field Programmable Gate Array Based Reconfigurable Preprocessor; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, Napa, CA, April 11-13, 1994.
- [Bra99] M. Brandstetter: Java Implementierung eines Internet-basierten Entwicklungswerkzeuges für den Data Sequencer; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, April 1999.
- [Bra98] M Brandstetter: Entwurf eines Adapters für den Data Sequencer; Project Thesis, Department of Computer Science, University of Kaiserslautern, Germany, May 1998.
- [Bre98] G. Brebner: Circlets: Circuits as Applets; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'98, Napa, CA, USA, 1998.

- [Bre96] G. Brebner: A Virtual Hardware Operating System for the Xilinx XC6200; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'96, Darmstadt Technical University, Germany, Springer LNCS 1142, Sept. 23-25, 1996.
- [BRV89] P. Bertin, D. Roncin, J. Vuillemin: Introduction to Programmable Active Memories; in Systolic Array Processors, J. Mc Canny, J. McWhirther, E. Swartzlander (Eds.), Prentice Hall, pp.300-309, 1989.
- [Buc99b] G. Buchhardt: CPLD-basierte Implementierung des Data Sequencers der MoM-PDA; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, to be submitted in 1999.
- [Buc99a] G. Buchhardt: Entwurf des Scan Window Generators für den Data Sequencer der MoM-PDA; Project Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1999.
- [CMF95] J. Carrera, E. Martínez, S. Fernández, J. Chaus: Architecture of a FPGA-based Coprocessor: The PAR-1; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'95, Napa, CA, April 19-21, 1995.
- [CL96] D. Cherepacha, D. Lewis: DP-FPGA: An FPGA Architecture Optimized for Datapaths; Proceedings of VLSI Design Vol. 4, No. 4, 1996.
- [CL94] D. Cherepacha, D. Lewis: A Datapath Oriented Architecture for FPGAs, Proceedings of FPGA'94, Berkeley, CA, USA, Feb. 13-15, 1994.
- [Cra99] N. Cravotta: Network processors: The sky's the limit; EDN, Cahners Business Information, Nov. 24, 1999.
See: <http://www.ednmag.com/ednmag/reg/1999/112499/24cs.htm>
- [DeH99] A. DeHon: Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why you don't really want 100% LUT utilization); Proceedings of FPGA'99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
- [DeH96b] A. DeHon: Reconfigurable Architectures for General-Purpose Computing; Technical Report 1586, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, September 1996.
- [DeH96a] A. DeHon: Entropy, Counting, and Programmable Interconnect; Proceedings of FPGA'96, Monterey, CA, USA, Feb., ACM Press, 1996.

- [Den97] P. Denyer, J. Brouwers: Java in Electronic Design Automation; Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC'97, Chiba, Japan, Jan. 28-31, 1997.
- [DHG97] A. Duncan, D. Hendry, P. Gray: Architectural Issues for High Level Synthesis of DSP Algorithms onto Multiple FPGAs; in Reconfigurable Architectures: High Performance by Configware, R. Hartenstein, V. Prasanna (eds.), ITpress Verlag, 1997.
- [ECF97] C. Ebeling, D. Cronquist, P. Franklin: Configurable Computing: The Catalyst for Future High-Performance Architectures; Proceedings of ASAP'97, Zurich, Switzerland, July 14-16, 1997.
- [ECF96b] C. Ebeling, D. Cronquist, P. Franklin, C. Fisher: RaPiD - A Configurable Computing Architecture for Compute-Intensive Applications; Technical Report UW-CSE-96-11-03, University of Washington, Seattle, WA, USA, November, 1996.
- [ECF96a] C. Ebeling, D. Cronquist, P. Franklin: RaPiD - Reconfigurable Pipelined Datapath; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'96, Darmstadt Technical University, Germany, Springer LNCS 1142, Sept. 23-25, 1996.
- [Ero99] N. Erol: Java Implementierung eines Generators für anwendungsspezifische Daten Sequenzer; Diploma Thesis, University of Kaiserslautern, Germany, Oct. 1999.
- [Fla98] D. Flanagan: Java in a Nutshell - Deutsche Ausgabe für Java 1.1; O'Reilly, Köln, Germany, 1998.
- [FPC90] M.McFarland, A.Parker, R.Camposano: The high-level synthesis of digital systems; Proceedings of the IEEE, special issue on The Future of Computer-aided Design; Vol. 78, No. 2, pp. 301-318, February, 1990.
- [GCM97] E. De Greef, F. Catthoor, H. De Man: Array Placement for Storage Size Reduction in Embedded Multimedia Systems; Proceedings of 11th International Conference on Application-specific systems, Architectures and Processors, ASAP'97, Zurich, Switzerland, July 14-16, 1997.
- [GD91] D.Grant, P.Denyer: Address Generation for Array Access Based on Modulus m Counters; Proceedings of the 2nd ACM/IEEE European Design Automation Conference, pp. 118-122, 1991.

- [GDF89] D. Grant, P. Denyer, I. Finlay: Synthesis of Address Generators; Proceedings of IEEE International Conference on Computer-Aided Design (ICCAD), pp 116-119, 1989.
- [Gep98] L. Geppert: IC Design on the World Wide Web; IEEE Spectrum, June 1998.
- [GGM97] D. George, B. Gunther, G. Milne: Experiments in Traffic Simulation using Reconfigurable Computing; in Reconfigurable Architectures: High Performance by Configware, R. Hartenstein, V. Prasanna (eds.), ITpress Verlag, 1997.
- [Gho99] S. Ghosh: Hardware Description Languages; IEEE Press, New York, NY, USA, 1999.
- [Gil99] D. Gilbert: Microprocessors & Microcontroller Architectures; ChipCenter, 1999.
See: <http://www.chipcenter.com/eexpert/dgilbert/dgilbert009.html>
- [Gil98] F. Gilbert: Development of a Design Flow and Implementation of Example Designs for the Xilinx XC6200 FPGA Series; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1998.
- [GL97] G. McGregor; P. Lysaght: Extending Dynamic Circuit Switching to Meet the Challenges of New FPGA Architectures; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
- [Gok91] M. Gokhale, et al.: Building and Using a Highly Parallel Programmable Logic Array; Computer, pp.81-89, Jan. 1991.
- [GRL98] G. McGregor, D. Robinson, P. Lysaght: A Hardware/Software Co-design Environment for Reconfigurable Logic Systems; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
- [Guc98] S. Guccione: WebScope: A Circuit Debug Tool; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Aug. 31 - Sept. 31, 1998.
- [Gul88] J. Gulbins: UNIX - Eine Einführung in Begriffe und Kommandos von UNIX - Version 7, bis SystemV.3; SpringerVerlag, Berlin, Germany, 1988.

- [Gup95] R. Gupta: Co-Synthesis of Hardware and Software for Digital Embedded Systems; Kluwer Academic Publishers, Boston, USA, 1995.
- [GW77] R. Gonzalez, P. Wintz: Digital Image Processing; Addison-Wesley Publishing Company, Reading, MA, USA, 1977.
- [Haa99] G. Haase: Performancebestimmung und Scheduling für rekonfigurierbare Architekturen der KressArray Familie; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1999.
- [Har94] R. Hartenstein: Wozu noch Mikro-Chips? Einführung in die Methoden der Technischen Informatik ; IT Press Verlag, Bruchsal, Germany, 1994.
- [Har97] R. Hartenstein: The Microprocessor is no more General Purpose: why Future Reconfigurable Platforms will win; invited paper, Proceedings of the International Conference on Innovative Systems in Silicon, ISIS'97, Austin, Texas, USA, October 8-10, 1997.
- [Har00] R. Hartenstein: Der Mikroprozessor im nächsten Jahrtausend - Als diskreter Baustein hat er keine Zukunft mehr; Elektronik, Vol. 1, 2000.
- [HB85] K. Hwang, F. Briggs: Computer Architecture and Parallel Processing; McGraw-Hill Book Company, Singapore, 1985.
- [HBH97e] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A Novel Universal Sequencer Hardware; Proceedings of Fachtagung Architekturen von Rechensystemen ARCS'97, Rostock, Germany, September 8-11, 1997.
- [HBH97d] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: An Innovative Platform for Embedded System Design; Proceedings of the Workshop Zielarchitekturen Eingebetteter Systeme, ZES'97, in conjunction with the Fachtagung Architekturen von Rechensystemen ARCS'97, Rostock, Germany, September 11, 1997.
- [HBH97c] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: Data Scheduling in Hardware/Software Co-Design for Field-programmable Accelerators; Proceedings of 7th International Workshop on Field Programmable Logic, FPL'97, London, UK, September 1-3, 1997.
- [HBH97b] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: An Embedded Accelerator for Real World Computing; Proceedings of IFIP International Conference on Very Large Scale Integration, VLSI'97, Gramado, Brazil, August 26-29, 1997.

- [HBH97a] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A Novel Sequencer Hardware for Application Specific Computing; Proceedings of 11th International Conference on Application-specific systems, Architectures and Processors, ASAP'97, Zurich, Switzerland, July 14-16, 1997.
- [HBH96e] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A General Approach in System Design Integrating Reconfigurable Accelerators; Proceedings IEEE International Conference on Innovative Systems in Silicon; Austin, TX, Oct. 1996.
- [HBH96d] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: Co-Design and High Performance Computing: Scenes and Crisis; Proceedings of Reconfigurable Technology for Rapid Product Development & Computing, Part of SPIE's International Symposium '96, Boston, USA, Nov. 1996.
- [HBH96c] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: A Synthesis System for Bus-based Wavefront Array Architectures; Proceedings of ASAP 96 Application Specific Array Processors, Chicago, USA, August 1996.
- [HBH96b] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: A Parallelizing Programming Environment for Embedded Xputer-based Accelerators; High Performance Computing Symposium '96, Ottawa, Canada, June 1996.
- [HBH96a] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: A Partitioning Programming Environment for a Novel Parallel Architecture; 10th International Parallel Processing Symposium (IPPS), Honolulu, Hawaii, April 1996.
- [HBK96] R. Hartenstein, J. Becker, R. Kress: Custom Computing Machines vs. Hardware/Software Co-Design: From a Globalized point of view; Proceedings of 6th International Workshop on Field Programmable Logic, FPL'96, Darmstadt, Germany, September 23-25, 1997.
- [Hen97] W. Hennig: Design and Implementation of a Compiler for the Data Procedural Language MoPL-3 as an Optional Language Extension of CoDe-X Specifications; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1997.
- [Her95] M. Herz: Spezifikation und Realisierung einer rekonfigurierbaren Datenpfadarchitektur; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1995.

- [Her94] M. Herz: Spezifizierung und Realisierung einer Kontrolleinheit für die rekonfigurierbare Datenpfadarchitektur; Project Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1994.
- [HHH00] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures; Asia and South Pacific Design Automation Conference, ASP-DAC, Yokohama, Japan, Jan. 25-28, 2000.
- [HHH99b] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: An Internet Based Development Framework for Reconfigurable Computing; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'99, Glasgow, UK, Aug. 30 - Sept. 2, 1999.
- [HHH99a] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: Mapping Applications onto reconfigurable KressArrays; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'99, Glasgow, UK, Aug. 30 - Sept. 2, 1999.
- [HHH98c] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: Using the KressArray for Reconfigurable Computing; Proceedings of Conference on Configurable Computing: Technology and Applications, part of SPIE International Symposium on Voice, Video, and Data Communications (Photonics East), Boston, MA, USA, Nov. 1-5. 1998.
- [HHH98b] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: On Reconfigurable Co-Processing Units; Proceedings of Reconfigurable Architectures Workshop (RAW98), held in conjunction with 12th International Parallel Processing Symposium (IPPS-98) and 9th Symposium on Parallel and Distributed Processing (SPDP-98), Orlando, Florida, USA, March 30, 1998.
- [HHH98a] R. Hartenstein, M. Herz, Thomas Hoffmann, U. Nageldinger: Exploiting Contemporary Techniques in Reconfigurable Accelerators; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Aug. 31 - Sept. 3, 1998.
- [HHH84a] R. Hartenstein, R. Hauck, A. Hirschbiel, W. Nebel, M. Weber: PISA, a CAD Package and Special Hardware for Pixel-oriented Layout Analysis; Internal Report 111/84, Department of Computer Science, University of Kaiserslautern, Germany, 1984.

- [HHH84b] R. Hartenstein, R. Hauck, A. Hirschbiel, W. Nebel, M. Weber: PISA, a CAD Package and Special Hardware for Pixel-oriented Layout Analysis; Proceedings International Conference on Computer Aided Design (ICCAD), Santa Clara, CA, USA, 1981.
- [HHG98] R. Hartenstein, M. Herz, F. Gilbert: Designing for the Xilinx XC6200 FPGAs; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Aug. 31 - Sept. 3, 1998.
- [HHN99b] M. Herz, T. Hoffmann, U. Nageldinger, C. Schreiber: XMDS: The Xputer Multimedia Development System; HICSS-32, Hawaii, USA, Jan. 5-8, 1999.
- [HHN99a] M. Herz, T. Hoffmann, U. Nageldinger, C. Schreiber: Interfacing the MoM-PDA to an Internet-based Development System; HICSS-32, Hawaii, USA, Jan. 5-8, 1999.
- [HHR91] R. Hartenstein, A. Hirschbiel, M. Riedmüller, K. Schmidt, M. Weber: A High Performance Machine Based on Auto-Sequencing Data Memory; Hawaii International Conference on System Sciences, HICSS-24, Hawaii, USA, 1991.
- [HHS92] R. Hartenstein, A. Hirschbiel, K. Schmidt, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High-Performance-Hardware; Future Generation Computer Systems 7, 91/92, pp. 181-198, North Holland, 1992.
- [HHV97] C. Hochberger, R. Hoffmann, K.-P. Völkman, J. Steuerwald: The CEPRA-1X Cellular Processor; in Reconfigurable Architectures: High Performance by Configware, R. Hartenstein, V. Prasanna (eds.), ITpress Verlag, 1997.
- [HHW90] R. Hartenstein, A. Hirschbiel, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; InfoJapan'90 - International Conference memorating the 30th Anniversary of the Computer Society of Japan, Tokio, Japan, 1990.
- [HHW89] R. Hartenstein, A. Hirschbiel, M. Weber: MoM - a partly custom-design architecture compared to standard hardware; Compeuro 89, Hamburg, Germany, May 8-12, 1989, Published by IEEE Press, Piscataway, NJ, USA, 1989.
- [HHW88] R. Hartenstein, A. Hirschbiel, M. Weber: A Flexible Architecture for Image Processing; Proceedings of the EUROMICRO Symposium, Portsmouth, 1988.

- [HHW87] R. Hartenstein, A. Hirschbiel, M. Weber: MOM - Map Oriented Machine; Proceedings of the International Workshop on Hardware Accelerators, 1987.
- [Hir91] A. Hirschbiel: A Novel Processor Architecture Based on Auto Data Sequencing and Low Level Parallelism; Ph. d. Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1991.
- [Hir85] A. Hirschbiel: PISA-Maschine: eine spezielle Hardware für Pixel-orientierte Bildverarbeitung; Diploma-Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1985.
- [HJ96] R. Hunter, T. Johnson: Introduction to VHDL; Chapman & Hall, London, UK, 1996.
- [HK95] R. Hartenstein, R. Kress: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; Asia and South Pacific Design Automation Conference, ASP-DAC'95, Makuhari, Chiba, Japan, Aug. 29 - Sept. 1, 1995.
- [HKR95a] R. Hartenstein, R. Kress, H. Reinig: A Reconfigurable Accelerator for 32-Bit Arithmetic; International Parallel Processing Symposium, IPPS'95, Santa Barbara, USA, Apr. 1995.
- [HKR95b] R. Hartenstein, R. Kress, H. Reinig: A Scalable, Parallel, and Reconfigurable Datapath Architecture; Sixth International Symposium on IC Technology, Systems & Applications, ISIC'95, Singapore, Sept. 6-8, 1995.
- [HKR94] R. Hartenstein, R. Kress, H. Reinig: A Reconfigurable Data-Driven ALU for Xputers; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, Napa, CA., April 1994.
- [HR98] G. Haug, W. Rosenstiel: Reconfigurable Hardware as Shared Resource in Multipurpose Computers; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
- [HR95] R. Hartenstein, H. Reinig: Novel Sequencer Hardware for High-Speed Signal Processing; Workshop on Design Methodologies for Microelectronics, Smolenice Castle, Slovakia, September 1995.

- [HS96] A. Huang, J. Shen: The Intrinsic Bandwidth Requirements of Ordinary Programs; Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-VII, October, 1996.
- [HRW92] R. Hartenstein, H. Reinig, M. Weber: Design of an Address Generator; 3rd EUROCHIP Workshop on VLSI Design Training, Grenoble, France, 1992.
- [Hwa93] K. Hwang: Advanced Computer Architecture: Parallelism, Scalability, Programmability; McGraw-Hill, Singapore, 1993.
- [Ibm99a] N.N.: 128Mb Synchronous DRAM - Die Revision A; Data sheet, International Business Machines Corp., USA, July 1999.
See at <http://www.chips.ibm.com/>.
- [Ibm99b] N.N.: 256Mb Double Data Rate Synchronous DRAM; Data sheet, International Business Machines Corp., USA, Oct. 1999.
See at <http://www.chips.ibm.com/>.
- [II99] H. Ikeda, H. Inukai: High-Speed DRAM Architecture Development; IEEE Journal of Solid-State Circuits, Vol. 34, No. 5, May 1999.
- [Int97] N.N.: HSP45240 Address Sequencer: Data sheet, Intersil Corp., USA, Sep.1997.
See at <http://www.intersil.com/>.
- [Int98a] N.N.: HSP45240/833 Address Sequencer: Data sheet, Intersil Corp., USA, Feb.1998.
See at <http://www.intersil.com/>.
- [Int98b] N.N.: Timing Relationships For HSP45240; Application Note, Intersil Corp., USA, Mar.1998.
See at <http://www.intersil.com/>.
- [Int99] N.N.: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor; Datasheet, Intel Corp., Oct. 1999.
Also see at <http://www.intel.com/>.
- [JCM96] J.M.Janssen, F.Catthoor, H.De Man: A Specification Invariant Technique for Regularity Improvement Between Flow-graph Clusters; Proceedings of the 7th ACM/IEEE European Design & Test Conf., pp. 138-143, 1996.
See at:
<http://www.imec.be/vsdm/projects/pmm/adopt/publication.html>.

- [Jed99] N.N.: Double Data Rate (DDR) SDRAM; JEDEC specification, revision 0.9; 1999.
- [KAP97] K. Keeton, R. Arpaci-Dusseau, D. Patterson: IRAM and SmartSIMM: Overcoming the I/O Bottleneck; Workshop on Mixing Logic and DRAM: Chips that Compute and Remember, ISCA'97, Denver, CO, June 1, 1997.
- [KBK99] S. Kaptanoglu, G. Bakker, A. Kundu, I. Corneillet: A new high density and very low cost reprogrammable FPGA architecture; Proceedings of FPGA'99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
- [KD97] T. Kean, A. Duncan: A 800Mpixel/sec Reconfigurable Image Correlator on XC6216; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
- [Kea89] T. Kean: Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation; Ph. D. Thesis, University of Edinburgh, UK, Dec. 1989.
- [Kla00] J. Klatt: Java Implementierung eines Speicherzugriffs-Simulators für das Client-Server basierte XMDS; personal communication. Expected to be submitted as Project Thesis, Department of Computer Science, University of Kaiserslautern, Germany, in 2000.
- [KMO97] I. Kostarnov, S. Morley, J. Osmany, C. Solomon: A Reconfigurable Approach to Low Cost Media Processing; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
- [KOD91] K. Kitagaki, T. Oto, T. Demura, Y. Araki, T. Takada: A New Address Generation Unit Architecture for Video Signal Processing; Proceedings of SPIE International Conference on Visual Communications and Image Processing'91: Image Processing, Part Two of Two Parts, pp.891-900, Boston, MA, USA, Nov. 11-13, 1991.
- [KL78] H. Kung, C. Leiserson: Systolic Arrays for VLSI; Sparse Matrix Proceedings 1978, Society for Industrial and Applied Mathematics, 1979.
- [Koe00] S. Koehn: Datenstruktur Management im Client-Server basierten XMDS; personal communication. Expected to be submitted as Project Thesis, Department of Computer Science, University of Kaiserslautern, Germany, in 2000.

- [Kog81] P. Kogge: *The Architecture of Pipelined Computers*; Hemisphere Publishing Corporation, New York, NY, USA, 1981.
- [KP98] C. Kozyrakis, D. Patterson: *A New Direction for Computer Architecture Research*; IEEE Computer, Nov., 1998.
- [KR88] B. Kernighan, D. Ritchie: *The C Programming Language*; Prentice-Hall Inc., Eaglewood Cliffs, NJ, USA, 1988.
- [Kre96] R. Kress: *A Fast Reconfigurable ALU for Xputers*; Ph. d. Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1996.
- [Kri89] E. Krishnamurthy: *Parallel Processing - Principles and Practice*; Addison-Wesley Publishing, Singapore, 1989.
- [KST99] H. Kim, A. Somani, A. Tyagi; *On Reconfiguring Cache for Computing*; Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 21-23, 1999.
- [KT96] K. McKinley, O. Temam: *A Quantitative Analysis of Loop Nest Locality*; Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-VII, October, 1996.
- [Lar96] L. Larson: *An EPLD Based Transient Recorder for Simulation of Video Signal Processing Devices in a VHDL Environment Close to System Level Conditions*; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'96, Darmstadt Technical University, Germany, Springer LNCS 1142, Sept. 23-25, 1996.
- [Law75] D. Lawrie: *Access and Alignment of Data in an Array Processor*; IEEE Transactions on Computers, Vol. C-24, No. 12, Dec. 1975.
- [LCR97] F. Lisa, F. Cuadrado, D. Rexachs, J. Carrabina: *A Reconfigurable Coprocessor for a PCI-based Real Time Computer Vision System*; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
- [Lem96] L. Lemay: *Teach Yourself Web Publishing with HTML 3.2 in a Week*; Sams.net Publishing, Indianapolis, IN, USA, 1996.

- [Lem89] K. Lemmert: SYS3 - a Systolic Synthesis System around Karl; Ph. D. Thesis, Department of Computer Science, University of Kaiserslautern, Germany, 1989.
- [LG98] D. Levi, S. Guccione: BoardScope: A Debug Tool for Reconfigurable Systems; Proceedings of Conference on Configurable Computing: Technology and Applications, part of SPIE International Symposium on Voice, Video, and Data Communications (Photonics East), Boston, MA, USA, Nov. 1-5. 1998.
- [LMW91] P. Lippens, J. Van Meerbergen, A. Van der Werf, W. Verhaegh, B. McSweeney, J. Huisken, O. McArdle: Phideo: A silicon compiler for high speed algorithms; Proceedings 2nd ACM/IEEE European Design Automation Conf., pp. 436-441, 1991.
- [Lov77] D. Lovemann: Program Improvement by Source-to-Source Transformation; Journal of the Association for Computing Machinery, Vol.24, No. 1, p.121-145, Jan. 1977.
- [LP97] L. Lemay, C. Perkins: Teach Yourself Java 1.1 in 21 Days; Sams.net Publishing, Indianapolis, IN, USA, 1997.
- [LSL99] G. Lu, H. Singh, M. Lee, N. Bagherzadeh, F. Kurdahi: The MorphoSys Parallel Reconfigurable System; Proceedings of Euro-Par'99, Toulouse, France, Aug. 31 - Sept. 3, 1999.
- [LSU92] R. Lipset, C. Schaefer, C. Ussery: VHDL: Hardware Description And Design; Kluwer Academic Publishers, Boston, MA, USA; 1989, 1992.
- [MAL] URL: <http://www.malleable.com/>.
- [MCJ96] M.Miranda, F.Catthoor, M.Janssen, H.De Man: ADOPT: Efficient hardware address generation in distributed memory architectures; Proceedings of the 9th ACM/IEEE International Symposium on System Synthesis, pp. 20-25, 1996.
See at:
<http://www.imec.be/vsdrm/projects/pmm/adopt/publication.html>.
- [MCJ97] M.Miranda, F.Catthoor, M.Janssen, S.Janssens, M.Kaspar, L.Nachtergaele, S.Wuytack: High-level Address Optimization and Synthesis Techniques for Data-Transfer Intensive Applications; IMEC Internal overview report of high-level address optimization research, Sept. 1997.
See at:
<http://www.imec.be/vsdrm/projects/pmm/adopt/publication.html>.

- [MCL97] P. Macinlay, P. Cheung, W. Luk, R. Sandiford: Riley-2: A Flexible Platform for Codesign and Dynamic Reconfiguration Computing Research; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
- [MCM94] M.Miranda, F.Catthoor, H.De Man: Address equation multiplexing for real time signal processing applications; VLSI Signal Processing, VII, pp. 188-197, New York, 1994. J. Rabaey, P. Chau and J. Eldon (eds.). IEEE Press.
- [MD96] E. Mirsky, A. DeHon: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'96, Napa, CA, USA, 1996.
- [MHA97] W. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHon, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, K. Palem, V. Prasanna, H. Spaanenburg: Current Issues in Configurable Computing Research; IEEE Computer, Vol. 30, No. 12, December 1997.
- [Mic95a] N.N.: Reduce DRAM Cycle Times With Extended Data-Out; Technical Note TN-04-21, Micron Technology Inc., Dec. 1995.
- [Mic95b] N.N.: What is Burst EDO?; Technical Note TN-04-38, Micron Technology Inc., Dec. 1995.
- [Mil88] V. Milutinovic: Computer Architecture - Concepts and Systems; North-Holland, Elsevier Science Publishing, New York, NY, USA, 1988.
- [Mir96] E. Mirsky: Coarse-Grain Reconfigurable Computing; Master-Thesis, Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, June 1996.
- [MKC97] M.Miranda, M.Kaspar, F.Catthoor, H.De Man: Architectural Exploration And Optimization For Counter Based Hardware Address Generation; Proceedings of the 8th ACM/IEEE European Design & Test Conference, pp. 293-298, 1997.
See at:
<http://www.imec.be/vsdrm/projects/pmm/adopt/publication.html>
- [Mo193] D. Moldovan: Parallel Processing - From Applications to Systems; Morgan Kaufmann Publishers, San Mateo, CA, USA, 1993.

- [Mol82] D. Moldovan: On the Analysis and Synthesis of VLSI Algorithms; IEEE Transactions on Computers, Vol. C-31, No. 11, Nov. 1982.
- [Mor94] S. Morse: Practical Parallel Computing; AP Professional, Cambridge, MA, USA, 1994.
- [MOR] URL: <http://www.morphICs.com/>.
- [MoS96] N.N.: MD904 to MD920, 1/2 to 2 1/2 MByte Multibank DRAM (MDRAM), 128Kx32 to 656Kx32; preliminary information, MoSys Inc., Sunnyvale, CA, USA, 1996.
- [MS99] E. Mosanya, E. Sanchez: A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic; FPGA'99, Monterey, CA, Feb. 21-23, 1999.
- [MSK99] A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, B. Hutchings: A Reconfigurable Arithmetic Array for Multimedia Applications; Proceedings of FPGA'99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
- [MSK98] T. Miyazaki, K. Shirakawa, M. Katayama, T. Murooka, A. Takahara: A Transmutable Telecom System; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
- [MV97] W. Mangione-Smith, J. Villasenor: Wandlungsfähige Mikrochips; Spektrum der Wissenschaft, Spektrum der Wissenschaft Verlagsgesellschaft mbH, Heidelberg, Germany, August 1997.
- [MW93] H. Myler, A. Weeks: The Pocket Handbook of Imaging Processing Algorithms in C; PTR Prentice Hall, NJ, USA, 1993.
- [NG97] S. Nisbet, S. Guccione: The XC6200DS Development System; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
- [NGC91] S.Note, W.Geurts, F.Catthoor, H.De Man: Cathedral-III: Architecture driven high-level synthesis for high throughput DSP applications; Proceedings of the 28th ACM/IEEE Design Automation Conf., pp. 597-602, 1991.
- [OD95] J. Oldfield, R. Dorf: Field Programmable Gate Arrays - Reconfigurable Logic for Rapid Prototyping and Implementations of Digital Systems; John Wiley & Sons, Inc., NY, USA, 1995.

- [PAC97] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, K. Yelick: A Case for Intelligent RAM; IEEE Micro, Mar. / Apr. 1997.
- [PD83] A. Pleszkun, E. Davidson: Structured Memory Access Architecture; Proceedings of IEEE International Conference on Parallel Processing, pp. 461-471, 1983.
- [Pet89] W. Peterson: The VME Handbook; Scottsdale, USA, 1989.
- [PH93] D. Patterson, J. Hennessy: Computer Organization & Design: The Hardware / Software Interface; Jan. 1993.
- [PH90] D. Patterson, J. Hennessy: Computer Architecture, A Quantitative Approach; Morgan Kaufmann Publishers, 1990.
- [Pri96] B. Prince: High Performance Memories: New architecture DRAMs and SRAMs - evolution and function; John Wiley & Sons, 1996.
- [Rab00] J. Rabaey: Low-Power Silicon Architectures for Wireless Applications; embedded tutorial, Asia and South Pacific Design Automation Conference, ASP-DAC, Yokohama, Japan, Jan. 25-28, 2000.
- [Rab97] J. Rabaey: Reconfigurable Computing: The Solution to Low Power Programmable DSP; Proceedings 1997 ICASSP Conference, Munich, Germany, April, 1997.
- [Ram99a] N.N.: RAMBUS Technology Overview; Rambus Inc., Mountain View, CA, USA, 1999.
See at <http://www.rambus.com/>.
- [Ram99b] N.N.: Direct RDRAM - 128/144-Mbit (256Kx16/18x32s); Document DL0059, Rambus Inc., Mountain View, CA, USA, 1999.
See at <http://www.rambus.com/>.
- [Ram95] F. Ramm: Recherchieren und Publizieren im World Wide Web; Friedrich Vieweg & Sohn Verlagsgesellschaft, Braunschweig, Germany, 1995.
- [Rei99] H. Reinig: A Scalable Architecture for Custom Computing; Ph. d. Thesis, Department for Computer Science, University of Kaiserslautern, Germany, 1999.
- [Rei90] H. Reinig: Hardware-nahe Simulation und Software-Schnittstellen der MoM; Diploma Thesis, Department for Computer Science, University of Kaiserslautern, Apr. 1990.

- [Rit95] T. Ritchey: Java!; New Riders Publishing, Indianapolis, IN, USA, 1995.
- [Saw97] S. Sawitzki: Entwurf einer rekonfigurierbaren Prozessorarchitektur; Diploma Thesis, Department of Computer Science, Technical University Dresden, Germany, Dec. 1997.
- [SB96a] S. Sol, G. Birznieks: Instant Web Scripts with CGI Perl; M&T Books, New York, NY, USA, 1996.
- [SBN82] D. Siewiorek, G. Bell, A. Newell: Computer Structures: Principles and Examples; McGraw-Hill Computer Science Series, McGraw-Hill Book Company, New York, USA, 1982.
- [Sch98] C. Schreiber: Design of an Internet Based Development System for Xputers in Java; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, July 1998.
- [Sch95] A. Schwender: Implementierung und Test des Generischen Adreßgenerators der MoM-3; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Dec. 1995.
- [Sch94] K. Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers; Ph. D. Thesis, Department for Computer Science, University of Kaiserslautern, Germany, 1994.
- [Sch90] A. Schaffer: Hardwarerealisierung des JumpGenerators für die MoM; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, Oct. 1990.
- [SGS98] S. Sawitzki, A. Gratz, R. Spallek: Increasing Microprocessor Performance with Tightly-Coupled Reconfigurable Logic Arrays; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
- [Sid99] N.N.: FIPSOC Mixed Signal System-onChip; Product Overview, SIDSA, CA, USA, 1999.
See at: <http://www.sidsa.com/>.
- [Sie96] N.N.: Siemens Multibank DRAM, Ultra-high performance for graphic applications; Siemens Semiconductor Group, Germany, Oct., 1996.

- [Sie97] N.N.: Memories for Graphics Systems. Multibank DRAM, MDRAM, HYB39M93200, HYB39M83200, Version 0.9; Preliminary Information (Datasheet), Siemens AG, Germany, Feb., 1997.
- [SIL] URL: <http://www.siliconspice.com/>.
- [SM98] C. Siemers, D. Möller: The >S<puter: Introduction a Novel Concept for Dispatching Instructions Using Reconfigurable Hardware; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 3, 1998.
- [SM92] P. Shaw, G. Milne: A Highly Parallel FPGA-Based Machine and its Formal Verification; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'92, Vienna, Austria, Aug. 31 - Sept. 2, 1992.
- [Tay99] M. Taylor: Design Decisions in the Implementation of a Raw Architecture Workstation; Master Thesis, Massachusetts Institute of Technology, Cambridge, MA, USA, Sept. 1999.
- [Tho95] B. Thomas: The Internet for Scientists and Engineers - Online Tools and Resources; Co-published by SPIE - The International Society for Optical Engineering, Bellingham, WA, USA, and IEEE Press, Piscataway, NY, USA, 1995.
- [TI97] N.N.: TMS320C54x DSP - CPU and Periperals; Reference Set, Volume 1, Texas Instruments, USA, 1997.
- [Tri99] N.N.: Triscend E5 Configurable System-on-Chip Family; Product Description, Triscend Corporation, CA, USA, Aug. 1999. Also see at: <http://www.triscend.com/>.
- [Tri94] S. Trimberger: Field-Programmable Gate Array Technology; Kluwer Academic Publishers, MA, USA, 1994.
- [VCC] URL: <http://www.vcc.com/>.
- [Wal99] P. Walsh: Communication Processors: A Buyer's Guide; Communication Systems Design, Vol. 5, No. 9, Sept., 1999. See: <http://www.csdmag.com/main/1999/09/>
- [Wan98] M. Wannemacher: Das FPGA-Kochbuch; International Thomson Publishing, 1998.

- [War99] F. Ware: Direct RDRAM, 64/72-Mbit (256Kx16/18x16d); Preliminary Information, Version 1.0, Rambus Inc. Mountain View, CA, USA, 1999. See at <http://www.rambus.com/>.
- [Web93] M. Weber: Entwurf eines Generischen Adreßgenerators; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, March 1993.
- [Web90] M. Weber: An Application Development Method for Xputers; Ph. D. Thesis, Department for Computer Science, University of Kaiserslautern, Germany, 1990.
- [Wei97] M. Weinhardt: Compilation and Pipeline Synthesis for Reconfigurable Architectures; in Reconfigurable Architectures: High Performance by Configware, R. Hartenstein, V. Prasanna (eds.), ITpress Verlag, 1997.
- [Wei96] M. Weinhardt: Portable Pipeline Synthesis for FCCMs; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL'96, Darmstadt Technical University, Germany, Springer LNCS 1142, Sept. 23-25, 1996.
- [Wer99] A. Werner: Development of an Application Analyzer DPI for the XMDS; Project Thesis, Department of Computer Science, University of Kaiserslautern, June 1999.
- [WH90] S. Ward, R. Halstead: Computation Structures; The MIT electrical engineering and computer science series, MIT Press, 1990.
- [WH95] M. Wirthlin, B. Hutchins: A Dynamic Instruction Set Computer; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'95, Napa, CA, April 19-21, 1995.
- [WTS97] E. Waingold, M. TAYlor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, A. Agarwal: Baring It All to Software: Raw Machines; IEEE Computer, September 1997.
- [WZG00] M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, J. Rabaey: Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System; to be published in Journal of VLSI Signal Processing in 2000. See at: http://bwrc.eecs.berkeley.edu/Research/Configurable_Architectures/papers.html
- [Xil96] N.N.: The Programmable Logic Data Book; Xilinx Inc., San Jose, CA, USA, 1996.

- [Xil99] N.N.: The Programmable Logic Data Book 1999; Xilinx Inc., San Jose, CA, USA, 1999.
- [XMDS] URL: <http://xmds.informatik.uni-kl.de/>.
- [YL99] A. Ye, D. Lewis: Procedural Texture Mapping on FPGAs; FPGA'99, Monterey, CA, Feb. 21-23, 1999.
- [Zim99] F. Zimmermann: Entwurf und Realisierung eines KressArray-Emulators für die MoM-PDA; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, June 1999.
- [Zip94] P. Zipf: Entwurf und Implementierung eines Instruction Sequencers für die MoM-3 als Xilinx FPGA; Diploma Thesis, Department of Computer Science, University of Kaiserslautern, Germany, Aug. 1994.